UK Markets closed
  • NIKKEI 225

    29,620.99
    -130.62 (-0.44%)
     
  • HANG SENG

    28,900.83
    +403.58 (+1.42%)
     
  • CRUDE OIL

    63.23
    +3.05 (+5.07%)
     
  • GOLD FUTURES

    1,734.80
    -12.80 (-0.73%)
     
  • DOW

    33,787.69
    +110.42 (+0.33%)
     
  • BTC-GBP

    45,270.60
    -868.27 (-1.88%)
     
  • CMC Crypto 200

    1,347.04
    -28.74 (-2.09%)
     
  • Nasdaq

    13,889.41
    -106.69 (-0.76%)
     
  • ^FTAS

    3,964.67
    +25.36 (+0.64%)
     

Cadence Receives TSMC OIP Ecosystem Forum Customers’ Choice Award for N3 Collaboration

  • Oops!
    Something went wrong.
    Please try again later.
·2-min read
  • Oops!
    Something went wrong.
    Please try again later.

Cadence paper highlights how engineers can leverage the digital full flow and TSMC’s N3 process technology to advance hyperscale and mobile design

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it has received a TSMC Open Innovation Platform® (OIP) Ecosystem Forum Customers’ Choice award for a paper, "Optimized Digital Design, Implementation and Signoff on TSMC’s N3," which was presented during the TSMC 2020 North America OIP Ecosystem Forum. Cadence’s Yufeng Luo, vice president, R&D in the Digital & Signoff Group, presented the paper, highlighting how engineers creating hyperscale and mobile designs can successfully benefit from the performance and efficiency of the TSMC N3 process technology and the Cadence® digital full flow.

The paper won the award based on the popular vote by conference attendees. Attendees had an opportunity to learn about new design techniques available with the N3-certified Cadence digital flow, which includes several feature enhancements—EUV layer support, route and via rules, cell placement, routing congestion avoidance, on-chip variation (OCV) accuracy and new signoff design rule checking (DRC) tools—to name a few.

"The Cadence digital full flow has been continuously optimized to support advanced N7, N6 and N5 production designs and now also supports TSMC’s latest N3 process technology," said Cadence’s Luo. "This recognition further indicates our commitment to collaborating with TSMC to facilitate advanced-node design, and we look forward to seeing our mutual customers achieve success with our digital full flow and TSMC’s N3 process technology."

"The Cadence paper presented at TSMC 2020 NA OIP Ecosystem Forum was an insightful overview as to how designers can achieve optimal power and performance using the latest Cadence and TSMC technologies," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "Enabling our customers to reach new milestones with mobile and hyperscale design development is the greatest reward that comes from our continued collaboration with Cadence."

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For six years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

View source version on businesswire.com: https://www.businesswire.com/news/home/20210308005154/en/

Contacts

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com